OP	Code	16EC424
V.I.	couc.	10110-444

Q.P.	Code:16	EC424											R16
Reg	g. No:												
	SIDD	HARTI	H INS	TITU	TE O	FEN	GINE	ERIN	`G & '	ГЕСН	INOL	」 OGY:: PUTTU	JR
						(AU	TON	OMOL	JS)				
	В.	Tech II	l Yea	r II Se	emes	ter S	upple	ment	ary E	xami	natio	ns July-2021	
					DIG	TAL	IC Al	PPLIC	CATIO	DNS			
				(Elect	ronics	and C	Comm	unicati	on En	ginee	ring)		
Time	e: 3 hours											Max. Marks	: 60
				(An	swer a	all Fiv	e Unit	s 5 x 1	2 = 6	0 Mar	ks)		
							UNI	T-I					
1	a Draw	the cire	cuit di	agram	of bas	ic CM	IOS ga	te and	explai	in its c	peratio	on?	7M
	b Com	pare CM	10S, 7	TTL an	nd ECI	_ logic	famil	ies.					5M
2	a Dari		anut N		anto .		IO Lobeit	{	ud a tr	anaist		auton Anolyzo th	
Z	a Desig	t with th	nput P ne helr	of tra	nsfer of	charac	teristic	ogic a	na a u	ansist	or my	erter. Analyze th	e olvi
	b Expla	ain the f	ollow	ing ter	ms wit	h refe	rence t	to TTL	gate.				6M
	i) D.C	c noise r	nargin	ii) Lo	gic lev	els	-		C				
							UNIT	Γ-II					
3	a Expla	in the b	ehavic	oral des	sign el	ement	s of V	HDL.					6M
	b Desig	n the log	gic cir	cuit an	$\frac{1}{5}$ d writ	e VHI	DL pro	gram f	for the $6 11$	follov	ving fu	inction.	6M
	F(X)	= 2A, B	, C, D	(0, 2,	5, 7, 8	, 10, 1	3, 15)	+ a (1 ⋧	, 6, 11).			
4	a Expla	in about	funct	ions ar	nd pro	cedure	es with	an exa	ample.				6M
	b Expla	in about	VHD	L prog	gram s	tructu	re.						6M
							UNIT	`-III					
5	a Desig	n a 4 to	16 de	coder v	with 74	4×138	IC's.						6M
	b Write	a VHD	L prog	gram fo	or the a	above	design	l.					6M
	D	C 11	• •			DAI	OI	R					
6	Design the	$\frac{1}{125}$	<i>v</i> ing f 7 1 1 1	$\frac{1}{3}$	hs usir + d(A g)	1g PAI	L and I	PLA.					12M
	i) $F_2 = \Sigma$	(0,1,2,5),),11,1)	5,14)	- u(+,	5,10)							
	,		/				UNIT	-IV					
7	a Desig	n a self	-corre	cting 4	4 bit, 4	4 state	ring	counte	rs wit	h a si	ngle ci	irculating 0 usin	g 8M
	74x19	94.											
	b What	do you	mean	by self	-corre	cting c	counter	r.					4M
Q	a Desig	n a 1-hii	Ring	Count	er and	evolo	in its c	K Nerati	on				6M
0	b Write a VHDL code for the above design									6M			
	6				e u e e	e aco	UNI	Γ-V					UIVI
9	a Distin	guish be	etweer	1 latch	es and	flip fl	op .Sh	ow the	e logic	diagra	am for	both. Explain th	ie 6 M
T	operation with the help of function table.								U II				
	b Write a VHDL code for a D-flip flop in behavioral model.								6M				
10	D .	0 1 1 1		1.0			OI	2		•			
10	Same in c	a 8-bit b lata flov	arrel : v style	shifter e	using	three	contro	ol inpu	its. Wi	rite a	VHDL	program for th	e 12M

*** END ***